KIT-BGT60TR13C-EMBEDD BSP

Overview

The KIT-BGT60TR13C-EMBEDD Radar Embedded Kit allows for evaluation of the XENSIV™ BGT60TR13C sensor on a standard Feather form factor.

To use code from the BSP, simply include a reference to cybsp.h.

Features

Kit Features:

Delivers dual-cores, with a 150-MHz Arm® Cortex®-M4 as the primary application processor and a 100-MHz Arm® Cortex®-M0+ as the secondary processor.
1024-KB Flash and 288-KB SRAM for customer application on CM4
One-time-programmable (OTP) 1-Kb eFuse array
Two 12-bit 2-Msps SAR ADCs with synchronized sampling, differential and single-ended modes, 16-channel sequencer with result averaging, and Deep Sleep operation
Two low-power comparators available in Deep Sleep and Hibernate modes
Full-speed USB
A user LED, a user button, and a reset button
CY7C65213A-32LTXI for USB-UART bridge functionality
OPTIGA Trust B for authentication
Feather compatible pin header

Kit Contents:

KIT-BGT60TR13C-EMBEDD evaluation board
USB Type-A to Micro-B cable
Quick Start Guide

BSP Configuration

The BSP has a few hooks that allow its behavior to be configured. Some of these items are enabled by default while others must be explicitly enabled. Items enabled by default are specified in the KIT-BGT60TR13C-EMBEDD.mk file. The items that are enabled can be changed by creating a custom BSP or by editing the application makefile.

Components:

Device specific category reference (e.g.: CAT1) - This component, enabled by default, pulls in any device specific code for this board.

Defines:

CYBSP_WIFI_CAPABLE - This define, disabled by default, causes the BSP to initialize the interface to an onboard wireless chip if it has one.
CY_USING_HAL - This define, enabled by default, specifies that the HAL is intended to be used by the application. This will cause the BSP to include the applicable header file and to initialize the system level drivers.
CYBSP_CUSTOM_SYSCLK_PM_CALLBACK - This define, disabled by default, causes the BSP to skip registering its default SysClk Power Management callback, if any, and instead to invoke the application-defined function cybsp_register_custom_sysclk_pm_callback to register an application-specific callback.

Clock Configuration

Clock	Source	Output Frequency
FLL	IMO	100.0 MHz
CLK_HF0	CLK_PATH0	100 MHz

Power Configuration

System Active Power Mode: LP
System Idle Power Mode: Deep Sleep
VDDA Voltage: 3300 mV
VDDD Voltage: 3300 mV

See the BSP Setttings for additional board specific configuration settings.

API Reference Manual

The KIT-BGT60TR13C-EMBEDD Board Support Package provides a set of APIs to configure, initialize and use the board resources.

See the BSP API Reference Manual for the complete list of the provided interfaces.

More information

© Cypress Semiconductor Corporation (an Infineon company) or an affiliate of Cypress Semiconductor Corporation, 2019-2022.

License

Infineon/TARGET_KIT-BGT60TR13C-EMBEDD

About

Resources

License

Stars

Watchers

Forks

Releases

Packages 0

Languages

Packages